

曜凌光電股份有限公司

住址: 42878 台中縣大雅鄉科雅路 25 號 5F WEB: http://www.Raystar-Optronics.com 5F, No.25, keya Rd. Daya Township, Taichung County, Taiwan

E-mail: sales@raystar-optronics.com Tel:886-4-2565-0761 Fax: 886-4-2565-0760

RFC35B-HIW-D

SPECIFICATION

CUSTOMER:

APPROVED BY	
PCB VERSION	
DATE	

FOR CUSTOMER USE ONLY

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY

ISSUED DATE:

RFC35B-HIW-D

Contents

		Page
1.	Revision History	3
2.	General Specification	4
3.	Module Coding System	5
4.	Interface Pin Function	6
5.	Outline dimension & Block Diagram	7
6.	Display Control Instruction	9
7.	Optical Characteristics	22
8.	Absolute Maximum Ratings	25
9.	Electrical Characteristics	25
10.	Backlight Information	27
11.	Inspection specification	28
12.	Precautions in use of LCD Modules	32
13.	Material List of Components for RoHs	33

1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2008.06.03	1		First issue

2. General Specification

This product is composed of a TFT LCD panel, driver ICs, FPC, Control Board and a backlight unit. The Features is described as follow:

■ Dot Matrix: 320 x RGB x240

■ Module dimension: 93.5 x 66.44 x 7.96 (max.) mm³

■ View area: 73.1x55.6 mm²

■ Active area: 70.08 x 52.56 mm²

■ Dot size: 0.073 x 0.219 mm²

■ LCD type: TFT, Negative, Transmissive

■ View direction: 6 o'clock


■ Backlight Type: LED, Normally White

■ Driver IC: Himax, HX8238-A or equivalent

Driving IC package: COG

*Expose the IC number blaze (Luminosity over than 1 cd) when using the LCM may cause IC operating failure.

*Color tone slight changed by temperature and driving voltage.



Page 4, Total 35 Pages

3. Module Coding System

R	F	С	35	В	-	Н	I	W	-	D
1	2	3	4	5	-	6	7	8	-	9


Item		Description	on								
1	R : Raystar Opt	ronics Inc.									
2	Display Type:	ГFT Type									
3	Solution: A: 128x160 B:320x234 C:320x240 D:480x234										
4	Display Size : 3.5" TFT										
5	Version Code.										
6	Model serials no.										
		A: Reflective, N.T, 6:00		K: Transflective, W.T,12:00							
		D: Reflective, N.T, 12:00	1: Transflective, U.T,6:00								
	Polarizer Type, Temperature range,	G: Reflective, W. T, 6:00	4: Transflective, U.T.12:00								
		J: Reflective, W. T, 12:00	C: Transmissive, N.T,6:00								
7		0: Reflective, U. T, 6:00	F: Transmissive, N.T,12:00								
		3: Reflective, U. T, 12:00	I: Transmissive, W. T, 6:00								
	View direction	B: Transflective, N.T,6:00		L: Transmissive, W.T,12:00							
		E: Transflective, N.T.12:0	0	2: Transmissive, U. T, 6:00							
		H: Transflective, W.T,6:00)	5 : Transmissive, U.T,12:00							
		N: Without backlight	Y:	LED, Yellow Green							
		P: EL, Blue green	A :	LED, Amber							
8	Backlight	T: EL, Green	W	W: LED, White							
		D: EL, White	0:	D:LED, Orange							
		F: CCFL, White	G:	G: LED, Green							
9	Driver Method	D: Digital A: Analog	•								


4. Interface Pin Function

Pins Connection to Control Board

P/N	Symbol	8BIT Function
1	GND	Ground
2	VCC	Power supply for Logic
3	BL_E	Backlight control
4	RS	Command/Data select
5	WR	8080 family MPU interface : Write signal
6	RD	8080 family MPU interface: Read signal
7	DB0	Data bus
8	DB1	
9	DB2	
10	DB3	
11	DB4	
12	DB5	
13	DB6	
14	DB7	
15	CS	Chip select
16	RES	REST
17	DB9	Only use 9bit mode
18	FGND	Fram Gnd
19	NC	No connection
20	NC	No connection

5. Outline Dimension & Block Diagram






20


CON1

PIN NO. SYMBOL

VSS


NC





6. Display Control Instruction

6.1 Operating conditions:



6.2 Data transfer order Setting

6.2.1 **18 bit interface 262K color only** (Pin 65K/262K =High)

6.2.2 16 bit interface 65K color (Pin 65K/262K =Low)

6.2.3 16 bit interface 262K color (Pin 65K/262K =High, IM4=Low)

6.2.4 9 bit interface 262K color only (Pin 65K/262K =High)

6.2.5 8 bit interface 65K color (Pin 65K/262K =Low)

6.2.6 8 bit interface 262K color (Pin 65K/262K =High)

DB 17 16	15	14	13	12	2 11	10	0 9	8	7	7 6	5 5	4	3	2	1	0
R5 R4	4 R3	3 R2	R'	1 R	G	5 G	4 G	3 (62 (G1 (30 E	5 B	4 B	3 B	2 B	1 B0
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
2nd data	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	X	X	X	Х	Х	Х	R5	<u>R4</u>
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	Х	Х	Χ	Х	Χ	Χ	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3
2nd data	Х	Х	Χ	Х	Χ	Χ	Х	G2	G1	G0	B5	B4	B3	B2	B1	B0
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	Х	Х	Χ	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3
2nd data	Х	Х	Χ	Х	Х	Х	Х	Х	G2	G1	G0	B4	B3	B2	B1	B0
																<u> </u>
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	Х	Х	Х	Х	Χ	Х	Χ	Χ							R5	R4
2nd data	Х	Х	Χ	Х	Χ	Χ	Χ	Χ	R3	R2	R1	R0	G5	G4	G3	G2
3rd data	Х	Х	Χ	Х	Χ	Χ	Χ	Χ	G1	G0	B5	B4	В3	B2	B1	B0

6.3 Register Depiction

Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark DB0 Remark DB0 Remark DB1 DB1 DB0 Remark DB1 DB1 DB0 Remark DB1 DB1 DB0 Remark DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB
Description set the horizontals start position of display active region Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark 01 00 LSB of X-axis start position Description set the horizontals start position of display active region Register
Description set the horizontals start position of display active region Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark 01 00 LSB of X-axis start position Description set the horizontals start position of display active region Register
Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark 01 00 LSB of X-axis start position Description set the horizontals start position of display active region Register
Description set the horizontals start position of display active region Register
Description set the horizontals start position of display active region Register
Register
Address (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark
02 01 MSB of X-axis end position
Description set the horizontals end position of display active region
Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark
03 3F LSB of X-axis end position
Description set the horizontals end position of display active region
Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark
04 00 MSB of Y-axis start position
Description set the vertical start position of display active region
Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark
05 00 LSB of Y-axis start position
Description Set the vertical start position of display active region
Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark
06 00 MSB of Y-axis end position
Description set the vertical end position of display active region
Register Address (Hex) Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark
Address Default DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07]. After writing data to the display

RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
08	01	Х	Х	Х	Х	Х	Х	_PaneIXSize H_Byte[1:0]		
Description	Set the pa	Set the panel X size								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
09	40		_PanelXSize L_Byte[7:0]							
Description	Set the pa	Set the panel X size								

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0A	00	Х	X X X X X X memory write start								
								addres			
Description	Memory write start address										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0B	00		[1:	5:8] bits	of mem	ory write	start ac	ldress			
Description	Memory w	rite star	t addres	ss							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0C	00		[7	':0] bits	of memo	ory write	start ad	dress	•		
Description	Memory write start address										

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x10	0x0D		OUT_TEST	_		Blanking		_	SEL			
Description	00 : 20M "0x10_ps interface 0 : serial "0x10_bli 0 : OFF ("0x10_bu 00=R , 0 "0x10_ou 0 : norma When se	are for select the TFT panel dot clock frequency. 00 : 20Mhz 01: 10Mhz 02: 5 Mhz "0x10_ps_sel[2]" : The TFT controller support parallel and serial RGB interface. These bits are for select the output timing. 0 : serial Panel 1: Parallel panel "0x10_blanking_tmp[3]" 0 : OFF (blanking) 1: ON (normal operation) "0x10_bus_sel[5:4]" : It only for serial Panel 00=R , 01=G , 10=B "0x10_out_test[6]" : Self test 0 : normal operation 1: for test (don't use for normal operation) When set the bit to "1" , the Rout=(Reg 2a[6:0]) Gout=(Reg 2b[6:0]) Bout=(Reg 2c[6:0])										
	"0x10_bit_swap[7]": 0-normal The default setting is suitable for AM320240N1. Don't need to modify it.											
Register Address (Hex)	Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remai								Remark			
0x11	00	Х	Х		EVE	N	_(ODD				
Description	00 X X EVEN _ODD "Even line of serial panel data out sequence or data bus order of parallel panel 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: reserved Odd line of serial panel data out sequence 000: RGB 010: GRB 011: GBR 100: GRB 011: GBR 101: GBR 101: GBR 101: GBR 101: GBR 101: GBR 101: GBR											

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsync	_stH_By	/te[3:0]		
Description	For TFT or	utput tim	ing adju	ıst: Hsyı	nc start	position	H-Byte			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00			Hs	ync_stL	_Byte[7	[0:			
Description	For TFT or	utput tim	ing adju	ıst: Hsyı	nc start	position	L-Byte			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	00					Hsync	_pwH_E	3yte[3:0]		
Description	For TFT or	utput tim	ing adju	ıst: Hsyı	nc pulse	width F	l-Byte			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10			Hs	ync_pwl	Byte[7:0]			
Description	For TFT or	utput tim	ing adju	ıst: Hsyı	nc pulse	width L	Byte			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	00					Hact_s	stH_Byte	e[3:0]	I	
Description	For TFT or	utput tim	ing adju	ıst: DE p	oulse sta	art posit	ion H-B	yte		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x17	38					Byte[7:				
Description	For TFT or	utput tim	ing adju	ıst։ DE բ	oulse sta	art posit	ion L-By	⁄te		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x18	01						wH_By	te[3:0]		
Description	For TFT or	Гoutput timing adjust: DE pulse width H-Byte								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x19	40				:	_Byte[7				
Description	For TFT or	utput tim	ing adju	ıst: DE ր	oulse wi	dth L-By	/te			

Б	1	1						ı	ſ		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1A	01					F	ltotalH_	Byte[3:0	0]		
Description	For TFT or	utput tim	ing adju	ıst: Hsyı	nc total	clocks F	l-Byte				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1B	B8			H	ItotalL_	Byte[7:0)]				
Description	For TFT or	r TFT output timing adjust: Hsync total clocks H-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1C	00					Vsync	_stH_By	/te[3:0]	l		
Description	For TFT or	utput tim	ing adju	ıst: Vsyr	nc start	position	H-Byte				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1D	00			Vs	ync_stL	Byte[7	:01		I		
Description	For TFT or	utput tim	ing adju								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1E	00					Vsync	_pwH_E	3yte[3:0]			
Description	For TFT or	utput tim	ing adju	ıst: Vsyı	nc pulse	width F	l-Byte				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1F	08			Vs	ync_pwl	Byte[7	7:0]				
Description	For TFT output timing adjust: Vsync pulse width L-Byte										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x20	00					V	act_stH	_Byte[3:	0]		
Description	For TFT or	utput tim	ing adju	ıst: Vert	ical DE	pulse st	art posi	tion H-B	yte		

	1	,	i	ī	ī	1		1		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12		I.	V	act stL	Byte[7:	0]			
Description	For TFT o	utput tir	ning adj					tion L-By	yte	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00					Vact_p	wH_By	te[3:0]		
Description	For TFT o	utput tin	ning adj	ust: Ver	tical Act	ive width	n H-Byte	,		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0		Į.	Va	act_pwL	_Byte[7:	:0]	<u> </u>		
Description	For TFT o	utput tin	ning adj	ust: Ver	tical Act	ive width	n H-Byte	!		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					\	/totalH_	Byte[3:0)]	
Description	For TFT o	utput tin	ning adj	ust: Ver	tical tota	l width l	H-Byte		<u>'</u>	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09		I	'	√totalL_	Byte[7:0]			
Description	For TFT o	utput tin	ning adj	ust: Ver	tical tota	l width L	Byte		<u>'</u>	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	Х	X	X	X	Х	_	7:16] bit ry read addres	start	
Description	Memory re	ead star	t addres	s						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:	8] bits o	f memo	ry write :	start ado	dress		
Description	Memory re	ead star	t addres	ss						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00			-	memor	y write s	tart add	ress		
Description	Memory re	ead star	t addres	S						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:	1] Reve	rsed	•	•		
Description	[0] Load o	utput tim	ing rela	ted setti	ing (H s	ync., V s	sync. an	d DE) to	take et	fect
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Х			TestPa	atternRo	ut[6:0]			
Description	When " RE TestPatter			est[6]" : :	Self test	:=1 ; Th	e Rout o	data equ	ial to	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	Х			TestPa	atternGo	ut[6:0]	<u> </u>		
Description	When " RE TestPatter	_		est[6]" : :	Self test	:=1 ; Th	e Gout o	data equ	ıal to	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	Χ			TestPa	atternBo	ut[6:0]			
Description	When " RE TestPatter			est[6]" : :	Self test	:=1 ; Th	e Bout o	lata equ	al to	

If you set the "REG[0x10]_out_test[6]": Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00

REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	Х	Х	Х	Х	[3]	Rising/falling edge[2]	_rotate	[1:0]	
Description	POWER	circuit Ō	FF 1: TI	T POW	/ER circ	uit ON	er ON/OFF control		the	
	DCLK. 1:	The RG	B out p	ut data a	are on th	ne Fallir	ig edge of the DCI	LK.		
	_rotate [1 11 : rotate			degree	: 01 : rot	ate90 d	egree 10 : rotate 2	270 deg	ree	

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	Х	Х	Х	Х	Χ	_H byt H-Offs			
Description	Set the Ho	rizontal	offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00			_L	byte H	-Offset[7	:0]			
Description	Set the Ho	et the Horizontal offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	Х	Х	Х	Х	Х	_H byt V-Offs	e et[3:0]		
Description	Set the Ve	rtical of	fset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00			_L byte	e V-Offs	et[7:0]				
Description	Set the Ve	Set the Vertical offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
34	00		[7:	4] Rese	rved		_H byt	e H-def	[3:0]		
Description	[3:0] MSB	of image	f image horizontal physical resolution in memory								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40		_L byte H-def[7:0]							
Description	[7:0] LSB	of image	image horizontal physical resolution in memory							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
36	01		[7:	4] Rese	rved		_H byt	e V-def	[3:0]		
Description	[3:0] MSB	of image	e vertica	al physic	al resol	ution in m	nemory				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
37	E0		_L byte V-def[7:0]								
Description	[7:0] LSB	of image	image vertical physical resolution in memory								

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 ,

REG[37]=0xE0

EX: 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00,

REG[37]=0xF0

6.4 Reference Initial code:

```
void Initial_FSA506 (void)
{
    Command Write(0x40,0x12);
    Command_Write(0x41,0x01);
    Command_Write(0x42,0x01);
    Command_Write(0x00,0x00);
    Command_Write(0x01,0x00);
    Command Write(0x02,0x01);
    Command_Write(0x03,0x3F);
    Command_Write(0x04,0x00);
    Command_Write(0x05,0x00);
    Command_Write(0x06,0x00);
    Command_Write(0x07,0xEF);
    Command_Write(0x08,0x01);
    Command_Write(0x09,0x40);
    Command_Write(0x0A,0x00);
    Command_Write(0x0B,0x00);
    Command_Write(0x0C,0x00);
    Command_Write(0x10,0x0D);
    Command Write(0x11,0x05);
    Command_Write(0x12,0x00);
    Command_Write(0x13,0x00);
    Command_Write(0x14,0x00);
    Command_Write(0x15,0x10);
    Command Write(0x16,0x00);
    Command_Write(0x17,0x44);
    Command_Write(0x18,0x01);
    Command_Write(0x19,0x40);
    Command_Write(0x1A,0x01);
    Command_Write(0x1B,0xB8);
    Command_Write(0x1C,0x00);
    Command_Write(0x1D,0x00);
    Command_Write(0x1E,0x00);
    Command_Write(0x1F,0x08);
    Command_Write(0x20,0x00);
    Command_Write(0x21,0x12);
    Command Write(0x22,0x00);
    Command_Write(0x23,0xF0);
    Command_Write(0x24,0x01);
    Command_Write(0x25,0x09);
```

```
Command_Write(0x26,0x00);
    Command_Write(0x27,0x00);
    Command_Write(0x28,0x00);
    Command_Write(0x29,0x01);
    Command_Write(0x2D,0x08);
    Command_Write(0x30,0x00);
    Command_Write(0x31,0x00);
    Command_Write(0x32,0x00);
    Command_Write(0x33,0x00);
    Command_Write(0x34,0x01);
    Command_Write(0x35,0x40);
    Command_Write(0x36,0x00);
    Command_Write(0x37,0xF0);
}
//;sed1330 funtion
Write_Reg(unsigned char command)
   R_D = 1; RS = 0; CS1 = 0; W_R = 0;
   Data_BUS = command;
   W_R = 1; RS = 1; CS1 = 1;
Writ_Data(unsigned char data1)
{
    R_D = 1; RS = 1; CS1 = 0; W_R = 0;
       Data_BUS = data1;
    W_R = 1; RS = 1; CS1 = 1;
}
Command_Write(unsigned char REG,unsigned char VALUE)
Write_Reg(REG);
Writ_Data(VALUE);
}
```

7. Optical Characteristics

Ta=25±2°C, ILED=20mA

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time		Tr	θ =0° 、Φ=0°	-	10		ms	Note 3,5
response time		Tf		-	15		ms	14016 3,5
Contrast ratio		CR	At optimized viewing angle	300	400	-	-	Note 4,5
	White	Wx	θ=0°、Φ=0	(0.26)	(0.31)	(0.36)		Note 2,6,7
	vviile	Wy	υ-υ - φ-υ	(0.28)	(0.33)	(0.38)		
	Red	Rx	θ=0°、Φ=0					
Color Chromaticity	Red	Ry	θ-0 (Φ-0					
Color Chilomaticity	Green	Gx	θ=0°、Φ=0					
	Green	Gy	θ-0 (Φ-0					
	Blue	Bx	θ=0°、Φ=0					
	Diue	Ву	υ-υ : φ-υ					
	Hor.	⊝R		(50)	(60)			
Viewing angle	ПОІ.	ΘL	CR≧ 10	(50)	(60)		Deg.	Note 1
viewing angle	Ver.	ΦТ	ON≦ IO	(40)	(50)		Deg.	Note 1
ver.	vei.	ФВ		(45)	(55)			
Brightness		-	-	200	250	-	cd/m ²	Center of display

Ta=25±2°C, I_L=20mA

Note 1: Definition of viewing angle range




Fig. 8-1 Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 8-2 Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10% to 90%.



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Note 5: White $Vi = Vi50 \pm 1.5V$

Black $Vi = Vi50 \pm 2.0V$

"±" means that the analog input signal swings in phase with VCOM signal.

"±" means that the analog input signal swings out of phase with VCOM signal.

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6: Definition of color chromaticity (CIE 1931)
Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 8 : Uniformity (U) =
$$\frac{\text{Brightness (min)}}{\text{Brightness (max)}} \times 100\%$$

8. Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	0	_	+70	$^{\circ}\!\mathbb{C}$
Storage Temperature	T _{ST}	0	_	+80	$^{\circ}\!\mathbb{C}$
	V_{GH}	-0.3	_	32.0	V
Power Voltage	V_{GL}	-22.0	_	0.3	V
	V_{GH} - V_{GL}	-0.3	_	+45	V
Input voltage	Vin	-0.3		V _{DD} +0.3	V
Logic output Voltage	V _{OUT}	-0.3		V _{DD} +0.3	V

9. Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For	VCC	_	3.0	3.3	3.6	V
Logic	V_{DD}	_	3.8	5	5.5	V(*Note1)
Power Supply Voltage	V_{GH}	Ta=25°C	14	15	18	V
l ener cappi, remage	V_{GL}	Ta=25°C	-11	-10	-8	V
Supply Current	I _{cc}	V _{CC} =3		8.6		mA (*NOTE2)

^{*}Note1: V_{DD} Build in control Board


■ DC CHARATERISTICS

Parameter	Symbol	Rating			Unit	Condition
Farameter	Syrribor	Min.	Тур.	Max.	0	Condition
Low level input voltage	V _{IL}	0	-	0.3 VCC	٧	
Hight level input voltage	V _{IH}	0.7 VCC	-	VCC	٧	


^{*}Note2 : VcomH& VcomL : Adjust the color with gamma data.

AC Characteristics

8Bit-80/68- Write to Command Register




8Bit-80/68-Write to Display RAM



10. Backlight Information

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current		-	20	-	mΑ	
Power Consumption		-	400	420	mW	
LED voltage	√BL+	18.6	19.8	21	V	Note 1
LED Life Time	-		(50,000)-	-	Hr	Note 2,3

Note 1: There are 1 Groups LED



Note 2 : Ta = 25 _

Note 3: Brightess to be decreased to 50% of the initial value

11. Inspection specification

NO	Item	Criterion		AQL				
01	Electrical Testing	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. 						
02	Black or white spots on LCD (display only)	 2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm 						
03	LCD black spots, white spots, contaminatio	3.1 Round type : As following drawing Φ=(x + y) / 2		2.5				
	n (non-display)	3.2 Line type : (As following drawing) Length Width $ W \le 0.02$ $L \le 3.0 0.02 < W \le 0$ $L \le 2.5 0.03 < W \le 0$ $ 0.05 < W$	Acceptable Q TY Accept no dense 0.03	2.5				
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.	Acceptable Q TY 20 Accept no dense 0.50 3 1.00 2	2.5				

Page 28, Total 35 Pages

NO	Item	Critorion	ΛΟΙ
NO 05	Scratches	Criterion Follow NO.3 LCD black spots, white spots, contamination	AQL
06	Chipped glass	Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length: 6.1 General glass chip: 6.1.1 Chip on panel surface and crack between panels: z: Chip thickness y: Chip width x: Chip length Z≤1/2t Not over viewing area 1/2t <z≤2t 1="" 2="" 2t<z≤2t="" 3k="" 6.1.2="" 8a="" 8a<="" are="" area="" chip="" chip.="" chips,="" corner="" crack:="" each="" exceed="" if="" is="" length="" more="" not="" of="" or="" orea="" over="" td="" there="" thickness="" total="" viewing="" width="" x="" x:="" x≤1="" y:="" z:="" ⊙=""><td>2.5</td></z≤2t>	2.5

NO	Item	Criterion	AQL
		Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length 6.2 Protrusion over terminal: 6.2.1 Chip on electrode pad:	
116	Glass	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2.5
		$y: Chip \ width \qquad x: Chip \ length \qquad z: Chip \ thickness$ $y \le L \qquad x \le 1/8a \qquad 0 < z \le t$ $\odot \ lf \ the \ chipped \ area \ touches \ the \ ITO \ terminal, \ over \ 2/3 \ of \ the \ ITO \ must \ remain \ and \ be \ inspected \ according \ to \ electrode \ terminal \ specifications.$ $\odot \ lf \ the \ product \ will \ be \ heat \ sealed \ by \ the \ customer, \ the \ alignment \ mark \ not \ be \ damaged.$ $6.2.3 \ Substrate \ protuberance \ and \ internal \ crack.$ $y: \ width \qquad x: \ length \ y \le 1/3L \qquad x \le a$	

NO	Item	Criterion	AQL
07	Cracked glass	The LCD with extensive crack is not acceptable.	2.5
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB · COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB X * Y<=2mm²	2.5 2.5 0.65 2.5 2.5 0.65 2.5 2.5
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
12	General appearance	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 LCD pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	2.5 0.65 2.5 2.5 2.5 2.5 2.5 0.65 0.65 0.65

12. Precautions in use of LCD Modules

- 1. Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- 2. Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- 3. Don't disassemble the LCM.
- 4. Don't operate it above the absolute maximum rating.
- 5. Don't drop, bend or twist LCM.
- 6. Soldering: only to the I/O terminals.
- 7. Storage: please storage in anti-static electricity container and clean environment.

13. Material List of Components for RoHs

1. RAYSTAR Optronics Inc., Ltd. hereby declares that all of or part of products, including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A: The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs	
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	
Above limited value is set up according to RoHS.							

2. Process for RoHS requirement:

- (1) Use the Sn/Ag/Cu soldering surface; the surface of Pb-free solder is rougher than we used before.
- (2) Heat-resistance temp. :

Reflow: 250°C, 30 seconds Max.;

Connector soldering wave or hand soldering : 320°C, 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : 235±5°€;

Recommended customer's soldering temp. of connector: 280°C, 3 seconds.



Page: 1

LCM	LCM Sample Estimate Feedback Sheet				
Module Number :		<u> </u>			
1 · Panel Specification :					
1. Panel Type:	□ Pass	□ NG ,			
2. View Direction:	□ Pass	□ NG ,			
3. Numbers of Dots:	□ Pass	□ NG ,			
4. View Area:	□ Pass	□ NG ,			
5. Active Area:	□ Pass	□ NG ,			
6.Operating	□ Pass	□ NG ,			
Temperature :					
7.Storage Temperature :	□ Pass	□ NG ,			
8.Others :					
2 · Mechanical Specification	<u>on</u> :				
1. PCB Size:	□ Pass	□ NG ,			
2.Frame Size :	□ Pass	□ NG ,			
3.Materal of Frame:	□ Pass	□ NG ,			
4.Connector Position:	□ Pass	□ NG ,			
5.Fix Hole Position:	□ Pass	□ NG ,			
6.Backlight Position:	□ Pass	□ NG ,			
7. Thickness of PCB:	□ Pass	□ NG ,			
8. Height of Frame to	□ Pass	□ NG ,			
PCB:					
9.Height of Module:	□ Pass	□ NG ,			
10.Others:	□ Pass	□ NG ,			
3 · Relative Hole Size:					
1.Pitch of Connector:	□ Pass	□ NG ,			
2.Hole size of	□ Pass	□ NG ,			
Connector:					
3.Mounting Hole size:	□ Pass	□ NG ,			
4.Mounting Hole Type:	□ Pass	□ NG ,			
5.Others:	□ Pass	□ NG ,			
4 · Backlight Specification	:				
1.B/L Type:	□ Pass	□ NG ,			
2.B/L Color:	□ Pass	□ NG ,			
3.B/L Driving Voltage (Reference for L		ED Type):□ Pass □ NG ,			
4.B/L Driving Current:	□ Pass	□ NG ,			
5.Brightness of B/L:	□ Pass	□ NG ,			
6.B/L Solder Method:	□ Pass	□ NG ,			
7.Others:	□ Pass	□ NG ,			



Page: 2

Module Number :		<u> </u>	
5 · Electronic Characteristic	s of Modul	<u>lle</u> :	
1.Input Voltage:	□ Pass	□ NG ,	
2.Supply Current:	□ Pass	□ NG ,	
3.Driving Voltage for LCD:	□ Pass	□ NG ,	
4.Contrast for LCD:	□ Pass	□ NG ,	
5.B/L Driving Method:	□ Pass	□ NG ,	
6.Negative Voltage	□ Pass	□ NG ,	
Output:			
7.Interface Function:	□ Pass	□ NG ,	
8.LCD Uniformity:	□ Pass	□ NG ,	
9.ESD test:	□ Pass		
10.Others:	□ Pass	□ NG ,	
6 · <u>Summary</u> :			
Sales signature:			
Customer Signature	:	<u> </u>	