RAYSTAR

曜凌光電股份有限公司

住址: 42878 台中縣大雅鄉科雅路 25 號 5F
5F, No.25, keya Rd. Daya Township,
Taichung County, Taiwan

WEB: *http://www.Raystar-Optronics.com*
E-mail: sales@raystar-optronics.com
Tel:886-4-2565-0761   Fax：
886-4-2565-0760

RFC35B-HIW-D

SPECIFICATION

CUSTOMER:

APPROVED BY	
PCB VERSION	
DATE	

FOR CUSTOMER USE ONLY

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY

ISSUED DATE:

RFC35B-HIW-D

Contents

1. Revision History

| DATE	VERSION	REVISED PAGE NO.	Note
2008.06.03	1		First issue

2. General Specification

This product is composed of a TFT LCD panel, driver ICs, FPC, Control Board and a backlight unit. The Features is described as follow:

- Dot Matrix: 320 x RGB x240

- Module dimension: 93.5 x 66.44 x 7.96 (max.) mm^3

- View area: 73.1x55.6 mm^2

- Active area: 70.08 x 52.56 mm^2

- Dot size: 0.073 x 0.219 mm^2

- LCD type: TFT, Negative, Transmissive

- View direction: 6 o'clock

- Backlight Type: LED, Normally White

- Driver IC: Himax, HX8238-A or equivalent

- Driving IC package: COG

*Expose the IC number blaze (Luminosity over than 1 cd) when using the LCM may cause IC operating failure.
*Color tone slight changed by temperature and driving voltage.

# 3. Module Coding System

R	F	C	35	B	-	H	I	W	-	D
1	2	3	4	5	-	6	7	8	-	9

Item	Description		
1	R：Raystar Optronics Inc.		
2	Display Type：TFT Type		
3	Solution: A: 128x160 B:320x234 **C:320x240** D:480x234		
4	Display Size：3.5" TFT		
5	Version Code.		
6	Model serials no.		
7	Polarizer Type, Temperature range, View direction	A：Reflective, N.T, 6:00	K：Transflective, W.T,12:00
		D：Reflective, N.T, 12:00	1：Transflective, U.T,6:00
		G：Reflective, W. T, 6:00	4：Transflective, U.T.12:00
		J：Reflective, W. T, 12:00	C：Transmissive, N.T,6:00
		0：Reflective, U. T, 6:00	F：Transmissive, N.T,12:00
		3：Reflective, U. T, 12:00	**I：Transmissive, W. T, 6:00**
		B：Transflective, N.T,6:00	L：Transmissive, W.T,12:00
		E：Transflective, N.T.12:00	2：Transmissive, U. T, 6:00
		H：Transflective, W.T,6:00	5：Transmissive, U.T,12:00
8	Backlight	N：Without backlight	Y：LED, Yellow Green
		P：EL, Blue green	A：LED, Amber
		T：EL, Green	**W：LED, White**
		D：EL, White	O：LED, Orange
		F：CCFL, White	G：LED, Green
9	Driver Method	**D: Digital** A: Analog	

4. Interface Pin Function

Pins Connection to Control Board

P/N	Symbol	8BIT Function
1	GND	Ground
2	VCC	Power supply for Logic
3	BL_E	Backlight control
4	RS	Command/Data select
5	WR	8080 family MPU interface : Write signal
6	RD	8080 family MPU interface: Read signal
7	DB0	Data bus
8	DB1	
9	DB2	
10	DB3	
11	DB4	
12	DB5	
13	DB6	
14	DB7	
15	CS	Chip select
16	RES	REST
17	DB9	Only use 9bit mode
18	FGND	Fram Gnd
19	NC	No connection
20	NC	No connection

5. Outline Dimension & Block Diagram

CON1	
PIN NO.	SYMBOL
1	VSS
2	VDD
3	BL_E
4	RS
5	WR
6	RD
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	CS
16	RES
17	NC
18	FGND
19	NC
20	NC

Backlight Unit   LED(6 DICE)

TFT ARRAY/CELL

320(R/G/B) X 240

6 bits data

CLK   Hs   Vs   for R/G/B

3.3 to 5.0(V_{DD})
Regulator   FSA506

Power
Circuit

BackLight
Circuit

Vcc(3.3V)

GND

Data Bus   Contral

18bit   16bit   signal

9bit   8bit

6. Display Control Instruction

6.1 Operating conditions:

6.2 Data transfer order Setting

6.2.1 **18 bit interface 262K color only** (Pin 65K/262K =High)

6.2.2 16 bit interface 65K color (Pin 65K/262K =Low)

6.2.3 16 bit interface 262K color (Pin 65K/262K =High, IM4=Low)

6.2.4 **9 bit interface 262K color only** (Pin 65K/262K =High)

6.2.5 8 bit interface 65K color (Pin 65K/262K =Low)

6.2.6 8 bit interface 262K color (Pin 65K/262K =High)

DB	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
2nd data	X	X	X	X	X	X	X	X	X	X	X	X	X	X	R5	R4

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	X	X	X	X	X	X	X	R5	R4	R3	R2	R1	R0	G5	G4	G3
2nd data	X	X	X	X	X	X	X	G2	G1	G0	B5	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	X	X	X	X	X	X	X	X	R4	R3	R2	R1	R0	G5	G4	G3
2nd data	X	X	X	X	X	X	X	X	G2	G1	G0	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	X	X	X	X	X	X	X	X							R5	R4
2nd data	X	X	X	X	X	X	X	X	R3	R2	R1	R0	G5	G4	G3	G2
3rd data	X	X	X	X	X	X	X	X	G1	G0	B5	B4	B3	B2	B1	B0

6.3 Register Depiction

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
00	00				MSB of X-axis start position					
Description	set the horizontals start position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
01	00				LSB of X-axis start position					
Description	set the horizontals start position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
02	01				MSB of X-axis end position					
Description	set the horizontals end position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
03	3F				LSB of X-axis end position					
Description	set the horizontals end position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
04	00				MSB of Y-axis start position					
Description	set the vertical start position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
05	00				LSB of Y-axis start position					
Description	Set the vertical start position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
06	00				MSB of Y-axis end position					
Description	set the vertical end position of display active region									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
07	EF				LSB of Y-axis end position					
Description	Set the vertical end position of display active region									

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07] . After writing data to the display

RAM, the Address counter will be increased within setting window address-range which is specified by

MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
08	01	X	X	X	X	X	X	_PanelXSize H_Byte[1:0]		
Description	Set the panel X size									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
09	40	_PanelXSize L_Byte[7:0]								
Description	Set the panel X size									

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	X	X	X	X	X	[17:16] bits of memory write start address			
Description	Memory write start address									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	00	[15:8] bits of memory write start address								
Description	Memory write start address									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	00	[7:0] bits of memory write start address								
Description	Memory write start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS_SEL		Blanking	P/S_SEL	CLK_SEL		
Description	"0x10_Clk_sel[1:0]" : The TFT controller built-in 40Mhz PLL clock. These bits are for select the TFT panel dot clock frequency. 00 : 20Mhz 01: 10Mhz 02: 5 Mhz									
	"0x10_ps_sel[2]" : The TFT controller support parallel and serial RGB interface. These bits are for select the output timing. 0 : serial Panel 1: Parallel panel									
	"0x10_blanking_tmp[3]" 0 : OFF (blanking) 1: ON (normal operation)									
	"0x10_bus_sel[5:4]" : It only for serial Panel 00=R , 01=G , 10=B									
	"0x10_out_test[6]" : Self test 0 : normal operation 1: for test (don't use for normal operation) When set the bit to "1" , the Rout=(Reg 2a[6:0]) Gout=(Reg 2b[6:0]) Bout=(Reg 2c[6:0])									
	"0x10_bit_swap[7]" : 0-normal									
	The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	X	X	EVEN			_ODD			
Description	" Even line of serial panel data out sequence or data bus order of parallel panel 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: reserved Odd line of serial panel data out sequence 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG **101: BGR** Others: reserved **Must Set to 0x05**									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsync_stH_Byte[3:0]				
Description	For TFT output timing adjust: Hsync start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00	Hsync_stL_Byte[7:0]								
Description	For TFT output timing adjust: Hsync start position L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	00					Hsync_pwH_Byte[3:0]				
Description	For TFT output timing adjust: Hsync pulse width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10	Hsync_pwL_Byte[7:0]								
Description	For TFT output timing adjust: Hsync pulse width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	00					Hact_stH_Byte[3:0]				
Description	For TFT output timing adjust: DE pulse start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x17	38	Hact_stL_Byte[7:0]								
Description	For TFT output timing adjust: DE pulse start position L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x18	01					Hact_pwH_Byte[3:0]				
Description	For TFT output timing adjust: DE pulse width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x19	40	Hact_pwL_Byte[7:0]								
Description	For TFT output timing adjust: DE pulse width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					HtotalH_Byte[3:0]				
Description	For TFT output timing adjust: Hsync total clocks H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8	HtotalL_Byte[7:0]								
Description	For TFT output timing adjust: Hsync total clocks H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	00					Vsync_stH_Byte[3:0]				
Description	For TFT output timing adjust: Vsync start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00	Vsync_stL_Byte[7:0]								
Description	For TFT output timing adjust: Vsync start position L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsync_pwH_Byte[3:0]				
Description	For TFT output timing adjust: Vsync pulse width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	08	Vsync_pwL_Byte[7:0]								
Description	For TFT output timing adjust: Vsync pulse width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Vact_stH_Byte[3:0]				
Description	For TFT output timing adjust: Vertical DE pulse start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12	Vact_stL_Byte[7:0]								
Description	For TFT output timing adjust: Vertical DE pulse start position L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00					Vact_pwH_Byte[3:0]				
Description	For TFT output timing adjust: Vertical Active width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0	Vact_pwL_Byte[7:0]								
Description	For TFT output timing adjust: Vertical Active width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					VtotalH_Byte[3:0]				
Description	For TFT output timing adjust: Vertical total width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09	VtotalL_Byte[7:0]								
Description	For TFT output timing adjust: Vertical total width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	X	X	X	X	X	[17:16] bits of memory read start address			
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00	[15:8] bits of memory write start address								
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00	[7:0] bits of memory write start address								
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00	[7:1] Reversed								
Description	[0] Load output timing related setting (H sync., V sync. and DE) to take effect									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	X	TestPatternRout[6:0]							
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Rout data equal to TestPatternRout[6:0]									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	X	TestPatternGout[6:0]							
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Gout data equal to TestPatternGout[6:0]									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	X	TestPatternBout[6:0]							
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Bout data equal to TestPatternBout[6:0]									

If you set the " REG[0x10]_out_test[6]" : Self test =1 , the TFT controller will skip the connect of the display RAM.

The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

REG[2A]=0x3F
REG[2B]=0x00
REG[2C]=0x00

REG[2A]=0x00
REG[2B]=0x3F
REG[2C]=0x00

REG[2A]=0x00
REG[2B]=0x00
REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	X	X	X	X	[3]	Rising/falling edge[2]	_rotate [1:0]		

Description	
[3] Output pin X_DCON level control ; TFT Power ON/OFF control 0: TFT POWER circuit OFF 1: TFT POWER circuit ON
Rising/falling edge[2] : 0: The RGB out put data are on the Rising edge of the DCLK. 1: The RGB out put data are on the Falling edge of the DCLK.
_rotate [1:0]: 00 : rotate 0 degree 01 : rotate90 degree 10 : rotate 270 degree 11 : rotate 180 degree

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	X	X	X	X	X	_H byte H-Offset[3:0]			
Description	Set the Horizontal offset									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00	_L byte H-Offset[7:0]								
Description	Set the Horizontal offset									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	X	X	X	X	X	_H byte V-Offset[3:0]			
Description	Set the Vertical offset									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00	_L byte V-Offset[7:0]								
Description	Set the Vertical offset									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00	[7:4] Reserved				_H byte H-def[3:0]				
Description	[3:0] MSB of image horizontal physical resolution in memory									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40	_L byte H-def[7:0]								
Description	[7:0] LSB of image horizontal physical resolution in memory									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01	[7:4] Reserved				_H byte V-def[3:0]				
Description	[3:0] MSB of image vertical physical resolution in memory									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0	_L byte V-def[7:0]								
Description	[7:0] LSB of image vertical physical resolution in memory									

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram
size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 ,

REG[37]=0xE0

EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 ,

REG[37]=0xF0

6.4 Reference Initial code:

```
void Initial_FSA506 (void)
{
        Command_Write(0x40,0x12);
        Command_Write(0x41,0x01);
        Command_Write(0x42,0x01);
        Command_Write(0x00,0x00);
        Command_Write(0x01,0x00);
        Command_Write(0x02,0x01);
        Command_Write(0x03,0x3F);
        Command_Write(0x04,0x00);
        Command_Write(0x05,0x00);
        Command_Write(0x06,0x00);
        Command_Write(0x07,0xEF);
        Command_Write(0x08,0x01);
        Command_Write(0x09,0x40);
        Command_Write(0x0A,0x00);
        Command_Write(0x0B,0x00);
        Command_Write(0x0C,0x00);
        Command_Write(0x10,0x0D);
        Command_Write(0x11,0x05);
        Command_Write(0x12,0x00);
        Command_Write(0x13,0x00);
        Command_Write(0x14,0x00);
        Command_Write(0x15,0x10);
        Command_Write(0x16,0x00);
        Command_Write(0x17,0x44);
        Command_Write(0x18,0x01);
        Command_Write(0x19,0x40);
        Command_Write(0x1A,0x01);
        Command_Write(0x1B,0xB8);
        Command_Write(0x1C,0x00);
        Command_Write(0x1D,0x00);
        Command_Write(0x1E,0x00);
        Command_Write(0x1F,0x08);
        Command_Write(0x20,0x00);
        Command_Write(0x21,0x12);
        Command_Write(0x22,0x00);
        Command_Write(0x23,0xF0);
        Command_Write(0x24,0x01);
        Command_Write(0x25,0x09);
```

```c
        Command_Write(0x26,0x00);
        Command_Write(0x27,0x00);
        Command_Write(0x28,0x00);
        Command_Write(0x29,0x01);
        Command_Write(0x2D,0x08);
        Command_Write(0x30,0x00);
        Command_Write(0x31,0x00);
        Command_Write(0x32,0x00);
        Command_Write(0x33,0x00);
        Command_Write(0x34,0x01);
        Command_Write(0x35,0x40);
        Command_Write(0x36,0x00);
        Command_Write(0x37,0xF0);
}
//;****************************************************************************
//;sed1330 funtion
Write_Reg(unsigned char command)
{
    R_D = 1; RS = 0; CS1 = 0; W_R   = 0;
    Data_BUS = command;
    W_R   = 1; RS = 1; CS1 = 1;
}
//;****************************************************************************
Writ_Data(unsigned char data1)
{
     R_D = 1; RS = 1; CS1 = 0; W_R   = 0;
        Data_BUS = data1;
      W_R = 1; RS = 1; CS1 = 1;
}
//=====================================================
Command_Write(unsigned char REG,unsigned char VALUE)
{
Write_Reg(REG);
Writ_Data(VALUE);
}
```

7. Optical Characteristics

Ta=25±2℃, ILED=20mA

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time		Tr	$\theta=0°、\Phi=0°$	-	10		ms	Note 3,5
		Tf		-	15		ms	
Contrast ratio		CR	At optimized viewing angle	300	400	-	-	Note 4,5
Color Chromaticity	White	Wx	$\theta=0°、\Phi=0$	(0.26)	(0.31)	(0.36)		Note 2,6,7
		Wy		(0.28)	(0.33)	(0.38)		
	Red	Rx	$\theta=0°、\Phi=0$					
		Ry						
	Green	Gx	$\theta=0°、\Phi=0$					
		Gy						
	Blue	Bx	$\theta=0°、\Phi=0$					
		By						
Viewing angle	Hor.	ΘR	CR≧10	(50)	(60)		Deg.	Note 1
		ΘL		(50)	(60)			
	Ver.	ΦT		(40)	(50)			
		ΦB		(45)	(55)			
Brightness		-	-	200	250	-	cd/m^2	Center of display

Ta=25±2℃, I$_L$=20mA

Note 1: Definition of viewing angle range

Fig. 8-1 Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 luminance meter 1.0° field of view at a distance of 50cm and normal direction.

Fig. 8-2 Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10% . And fall time, Tf, is the time between photo detector output intensity changed from10% to 90% .

Definition of response time

Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: White Vi = Vi50 ± 1.5V

Black Vi = Vi50 ± 2.0V

"±" means that the analog input signal swings in phase with VCOM signal.

"±" means that the analog input signal swings out of phase with VCOM signal.

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6: Definition of color chromaticity (CIE 1931)

Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

$$\text{Note 8 : Uniformity (U)} = \frac{\text{Brightness (min)}}{\text{Brightness (max)}} \times 100\%$$

8. Absolute Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	T_{OP}	0	—	+70	℃
Storage Temperature	T_{ST}	0	—	+80	℃
Power Voltage	V_{GH}	-0.3	—	32.0	V
	V_{GL}	-22.0	—	0.3	V
	V_{GH} - V_{GL}	-0.3	—	+45	V
Input voltage	Vin	-0.3	—	V_{DD} +0.3	V
Logic output Voltage	V_{OUT}	-0.3	—	V_{DD} +0.3	V

9. Electrical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	VCC	—	3.0	3.3	3.6	V
	V_{DD}	—	3.8	5	5.5	V(*Note1)
Power Supply Voltage	V_{GH}	Ta=25℃	14	15	18	V
	V_{GL}	Ta=25℃	-11	-10	-8	V
Supply Current	I_{cc}	V_{CC}=3		8.6		mA (*NOTE2)

*Note1: V_{DD} Build in control Board

*Note2：VcomH& VcomL：Adjust the color with gamma data.

■ DC CHARATERISTICS

Parameter	Symbol	Rating			Unit	Condition
		Min.	Typ.	Max.		
Low level input voltage	V_{IL}	0	-	0.3 VCC	V	
Hight level input voltage	V_{IH}	0.7 VCC	-	VCC	V	

■ AC Characteristics

8Bit-80/68- Write to Command Register

Note1: DB[7:0] represent the the Register address Addr.

Note2: DB[7:0] represent the the setting value of the Addr.

Note3: DB[7:0] represent the the setting value of the Addr+1.

Note4: DB[7:0] represent the the setting value of the Addr+N.

Note5: DB[7:0] send 0x80 to Disable the Register write.

8Bit-80/68-Write to Display RAM

Note1: DB[7:0] send 0x000C1 to Enable the Display RAM write.

Note2: DB[7:0] represent the writing Data1 to Display RAM

Note3: DB[7:0] represent the writing Data2 to Display RAM

Note4: DB[7:0] represent the writing DataN to Display RAM

Note5: DB[7:0] send 0x00080 to Disable the Display RAM write.

10. Backlight Information

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current		-	20	-	mA	
Power Consumption		-	400	420	mW	
LED voltage	VBL+	18.6	19.8	21	V	Note 1
LED Life Time	-		(50,000)-	-	Hr	Note 2,3

Note 1 : There are 1 Groups LED

Note 2 : Ta = 25 _

Note 3 : Brightess to be decreased to 50% of the initial value

11. Inspection specification

NO	Item	Criterion	AQL
01	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect.	0.65
02	Black or white spots on LCD (display only)	2.1 White and black spots on display ≦0.25mm, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm	2.5
03	LCD black spots, white spots, contamination (non-display)	3.1 Round type : As following drawing Φ=(x + y) / 2	2.5

3.2 Line type : (As following drawing)

Length	Width	Acceptable Q TY
---	W≦0.02	Accept no dense
L≦3.0	0.02＜W≦0.03	2
L≦2.5	0.03＜W≦0.05	
---	0.05＜W	As round type

(AQL: 2.5)

NO	Item	Criterion	AQL
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.	2.5

Size Φ	Acceptable Q TY
Φ≦0.20	Accept no dense
0.20＜Φ≦0.50	3
0.50＜Φ≦1.00	2
1.00＜Φ	0
Total Q TY	3

NO	Item	Criterion	AQL
05	Scratches	Follow NO.3 LCD black spots, white spots, contamination	
06	Chipped glass	Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length: 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: | z: Chip thickness	y: Chip width	x: Chip length
---	---	---
Z≦1/2t	Not over viewing area	x≦1/8a
1/2t＜z≦2t	Not exceed 1/3k	x≦1/8a | ⊙If there are 2 or more chips, x is total length of each chip. 6.1.2 Corner crack: | z: Chip thickness	y: Chip width	x: Chip length
---	---	---
Z≦1/2t	Not over viewing area	x≦1/8a
1/2t＜z≦2t	Not exceed 1/3k	x≦1/8a | ⊙If there are 2 or more chips, x is the total length of each chip.	2.5

NO	Item	Criterion	AQL
06	Glass crack	Symbols : x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length 6.2 Protrusion over terminal : 6.2.1 Chip on electrode pad : 6.2.2 Non-conductive portion: 6.2.3 Substrate protuberance and internal crack.	2.5

6.2.1 table:

y: Chip width	x: Chip length	z: Chip thickness
y ≦ 0.5mm	x ≦ 1/8a	0 < z ≦ t

6.2.2 table:

y: Chip width	x: Chip length	z: Chip thickness
y ≦ L	x ≦ 1/8a	0 < z ≦ t

⊙If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications.
⊙If the product will be heat sealed by the customer, the alignment mark not be damaged.

6.2.3 table:

y: width	x: length
y ≦ 1/3L	x ≦ a

NO	Item	Criterion	AQL
07	Cracked glass	The LCD with extensive crack is not acceptable.	2.5
08	Backlight elements	8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong.	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB、COB	10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB $X * Y <= 2mm^2$	2.5 2.5 0.65 2.5 2.5 0.65 0.65 2.5 2.5
11	Soldering	11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB.	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
12	General appearance	12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.	2.5
		12.2 No cracks on interface pin (OLB) of TCP.	0.65
		12.3 No contamination, solder residue or solder balls on product.	2.5
		12.4 The IC on the TCP may not be damaged, circuits.	2.5
		12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever.	2.5
		12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.	2.5
		12.7 Sealant on top of the ITO circuit has not hardened.	2.5
		12.8 Pin type must match type in specification sheet.	0.65
		12.9 LCD pin loose or missing pins.	0.65
		12.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		12.11 Product dimension and structure must conform to product specification sheet.	0.65

12. Precautions in use of LCD Modules

1. Avoid applying excessive shocks to the module or making any alterations or modifications to it.
2. Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
3. Don't disassemble the LCM.
4. Don't operate it above the absolute maximum rating.
5. Don't drop, bend or twist LCM.
6. Soldering: only to the I/O terminals.
7. Storage: please storage in anti-static electricity container and clean environment.

13. Material List of Components for RoHs

1. RAYSTAR Optronics Inc., Ltd. hereby declares that all of or part of products, including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

   Exhibit A：The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm
Above limited value is set up according to RoHS.						

2. Process for RoHS requirement：
   (1) Use the Sn/Ag/Cu soldering surface；the surface of Pb-free solder is rougher than we used before.
   (2) Heat-resistance temp.：
   Reflow：250℃, 30 seconds Max.；
   Connector soldering wave or hand soldering：320℃, 10 seconds max.
   (3) Temp. curve of reflow, max. Temp.：235±5℃；
   Recommended customer's soldering temp. of connector：280℃, 3 seconds.

LCM Sample Estimate Feedback Sheet

Module Number：_____

1、**Panel Specification**：

1. Panel Type：	□ Pass	□ NG ,_____
2. View Direction：	□ Pass	□ NG ,_____
3. Numbers of Dots：	□ Pass	□ NG ,_____
4. View Area：	□ Pass	□ NG ,_____
5. Active Area：	□ Pass	□ NG ,_____
6.Operating Temperature：	□ Pass	□ NG ,_____
7.Storage Temperature：	□ Pass	□ NG ,_____
8.Others： _____		

2、**Mechanical Specification**：

1. PCB Size：	□ Pass	□ NG ,_____
2.Frame Size：	□ Pass	□ NG ,_____
3.Materal of Frame：	□ Pass	□ NG ,_____
4.Connector Position：	□ Pass	□ NG ,_____
5.Fix Hole Position：	□ Pass	□ NG ,_____
6.Backlight Position：	□ Pass	□ NG ,_____
7. Thickness of PCB：	□ Pass	□ NG ,_____
8. Height of Frame to PCB：	□ Pass	□ NG ,_____
9.Height of Module：	□ Pass	□ NG ,_____
10.Others：	□ Pass	□ NG ,_____

3、**Relative Hole Size**：

1.Pitch of Connector：	□ Pass	□ NG ,_____
2.Hole size of Connector：	□ Pass	□ NG ,_____
3.Mounting Hole size：	□ Pass	□ NG ,_____
4.Mounting Hole Type：	□ Pass	□ NG ,_____
5.Others：	□ Pass	□ NG ,_____

4、**Backlight Specification**：

1.B/L Type：	□ Pass	□ NG ,_____
2.B/L Color：	□ Pass	□ NG ,_____
3.B/L Driving Voltage (Reference for LED Type)：□ Pass □ NG ,_____		
4.B/L Driving Current：	□ Pass	□ NG ,_____
5.Brightness of B/L：	□ Pass	□ NG ,_____
6.B/L Solder Method：	□ Pass	□ NG ,_____
7.Others：	□ Pass	□ NG ,_____

＞＞ **Go to page 2** ＜＜

Module Number：		

5、Electronic Characteristics of Module：

1.Input Voltage：	□ Pass	□ NG ,
2.Supply Current：	□ Pass	□ NG ,
3.Driving Voltage for LCD：	□ Pass	□ NG ,
4.Contrast for LCD：	□ Pass	□ NG ,
5.B/L Driving Method：	□ Pass	□ NG ,
6.Negative Voltage Output：	□ Pass	□ NG ,
7.Interface Function：	□ Pass	□ NG ,
8.LCD Uniformity：	□ Pass	□ NG ,
9.ESD test：	□ Pass	□ NG ,
10.Others：	□ Pass	□ NG ,

6、Summary：

Sales signature：

Customer Signature： **Date：** **/ /**